

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/898,785	07/03/2001	Eugene A. Roylance	10004288-1	1860	
75	7590 05/17/2004			EXAMINER	
HEWLETT-PACKARD COMPANY			TUCKER, WESLEY J		
	Intellectual Property Administration P.O. Box 272400			PAPER NUMBER	
Fort Collins, CO 80527-2400			ART UNIT		
			DATE MAILED: 05/17/2004	. 2	

Please find below and/or attached an Office communication concerning this application or proceeding.

		. /			
	Application No.	Applicant(s)			
•	09/898,785	ROYLANCE, EUGENE A.			
Office Action Summary	Examiner	Art Unit			
	Wes Tucker	2623			
The MAILING DATE of this communication		ith the correspondence address			
Period for Reply		10.17.170) FB0.14			
A SHORTENED STATUTORY PERIOD FOR RETHE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CF after SIX (6) MONTHS from the mailing date of this communication - If the period for reply specified above, is less than thirty (30) days, if NO period for reply is specified above, the maximum statutory properties of the period for reply within the set or extended period for reply will, by some Any reply received by the Office later than three months after the rearned patent term adjustment. See 37 CFR 1.704(b).	ON. FR 1.136(a). In no event, however, may a n. a reply within the statutory minimum of thir eriod will apply and will expire SIX (6) MOI statute, cause the application to become A	reply be timely filed ty (30) days will be considered timely. NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on	<u>03 July 2001</u> .				
	This action is non-final.				
3) Since this application is in condition for all	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is				
closed in accordance with the practice und	der <i>Ex par</i> te Quayle, 1935 C.E	D. 11, 453 O.G. 213.			
Disposition of Claims					
4) Claim(s) 1-25 is/are pending in the applica	ition.				
4a) Of the above claim(s) is/are with	ndrawn from consideration.				
5) Claim(s) is/are allowed.					
6)⊠ Claim(s) <u>1-25</u> is/are rejected.					
7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction a	nd/or election requirement.				
Application Papers					
9) The specification is objected to by the Exar	miner.				
10)⊠ The drawing(s) filed on 03 July 2001 is/are	: a)⊠ accepted or b)□ object	cted to by the Examiner.			
Applicant may not request that any objection to	the drawing(s) be held in abeya	nce. See 37 CFR 1.85(a).			
Replacement drawing sheet(s) including the co	rrection is required if the drawing	(s) is objected to. See 37 CFR 1.121(d).			
11)☐ The oath or declaration is objected to by th	e Examiner. Note the attache	d Office Action or form PTO-152.			
Priority under 35 U.S.C. § 119		.			
12) Acknowledgment is made of a claim for for	eign priority under 35 U.S.C.	§ 119(a)-(d) or (f).			
a) ☐ All b) ☐ Some * c) ☐ None of:		- , , , , , ,			
 Certified copies of the priority document 	nents have been received.				
2. Certified copies of the priority docum	nents have been received in A	Application No			
3. Copies of the certified copies of the	•	received in this National Stage			
application from the International Bu					
* See the attached detailed Office action for a	list of the certified copies not	received.			
Attachment(s)					
Notice of References Cited (PTO-892)		Summary (PTO-413)			
 Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SE 	· —	s)/Mail Date nformal Patent Application (PTO-152)			
Paper No(s)/Mail Date	6) Other:	·			

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-20 are rejected under 35 U.S.C. 102(e) as being anticipated by U.S. Patent 6,130,967 To Lee et al.

2. With regard to claim 1, Lee discloses an apparatus comprising a plurality of logic modules, each logic module being configured to selectively process image related data according to a different image processing algorithm (Fig.3A, elements 170-174, column 4, lines 60-62).

Lee further discloses communication logic operatively coupled to each of the logic modules and configured to selectively route the image related data to the plurality of logic modules for processing in accordance with a data processing order (Fig.2, elements 56 and 70, column 3, lines 55-68). Here Lee discloses an interface to pass image data to the logic modules (56) and an interface to connect to the logic modules from the system bus (70).

3. With regard to claim 2, Lee discloses the apparatus as recited in Claim 1, wherein the communication logic includes:

a plurality of bus interfaces, each bus interface being operatively coupled to a corresponding logic module (Fig.1, elements 24, and 16, and Fig. 2, elements 70, 58A-58D and column 3, lines 55-58); and


a plurality of buses, operatively coupled to route the image related data between the plurality of bus interfaces (Fig.1, element 50 and Fig. 2, elements 68A-68D).

Lee discloses that each of the plurality of field of view modules (Fig.1, elements 24-34) are coupled to the system bus (Figs.1 and 2, element 50) by interfaces (Fig. 2, element 70) and that each processing unit contains multiple buses (68A-68B), each of which also has a processing unit or interface (58A-58D) for its respective bus. Lee also discloses an image bus ring (Fig.1, element 14 and column 3, lines 36-42) that enables fast communication between image processing modules. The image bus ring is also connected to interfaces (16 and 24).

- 4. With regard to claim 3, Lee discloses the apparatus as recited in Claim 2, wherein the plurality of buses includes at least one memory bus (Fig.1, element 14 or 50) and at least one support bus (Fig.1, element 14 or 50). Lee discloses further comprising a memory bus interface (Fig. 1, elements 16 and 20) operatively coupled to the memory bus (Fig. 1, element 14 or 50). Here the memory bus can be considered to be either the image bus ring (14) or the system bus (50) both of which are coupled to the image discs array (18), which is interpreted as a memory where image information is stored. The buses are coupled through the interfaces (16 and 20).
- 5. With regard to claim 4, Lee discloses the apparatus as recited in Claim 3, wherein the memory bus interface (Fig.1, element 16) is further configured as a memory controller and configurable for use with memory. Here Lee discloses a memory bus interface (16), which is coupled to a computer system interface (20), which is attached to the memory (18) or image disc

array. The combination of the interfaces, (16 and 20) are configured together as a memory controller/interface.

- 6. With regard to claim 5, Lee discloses the apparatus as recited in Claim 4, further comprising memory (Fig.1, element 18) operatively coupled to the memory bus interface (Fig.1, elements 16 and 20). Here Lee discloses that the memory or image discs array (18) is coupled to the memory bus (14 or 50) through interfaces (16 and 20).
- 7. With regard to claim 6, Lee discloses the apparatus as recited in Claim 5, wherein the memory bus (50) is configured to selectively route the image related data between the memory (18) and at least one of the plurality of logic modules (28-34) via the bus interface (Fig. 2, element 70) associated with the at least one logic module and the memory bus interface. The system bus (50) is interfaced with the memory (18) through interfaces (16 and 20) and the image data is routed to the logic modules (28-34) through separate interfaces (Fig.2, element 70). Fig.2 is a diagram of one of the plurality of logic modules interfaced.
- 8. With regard to claim 7, Lee discloses the apparatus as recited in Claim 3, wherein the support bus (14) is configured to selectively route the image related data between at least two of the plurality of logic modules via the two bus interfaces associated with the at least two logic modules (Fig.2, element 56). In Fig.2, Lee displays one of a plurality of bus transceivers (56) or bus interfaces associated with each logic module.
- 9. With regard to claim 8, Lee discloses the apparatus as recited in Claim 1, wherein at least a portion of the plurality of logic modules are configured to share information with other logic



modules through the communication logic (column 3, lines 40-42). Here Lee discloses that the logic modules or image processors are connected through ring bus (14) to enable high-speed communication.

- 10. With regard to claim 9, Lee discloses the apparatus as recited in Claim 8, wherein the portion of the plurality of logic modules are configured to share information with other logic modules by sending and receiving one or more messages via the communication logic (column 3, lines 40-42). It is understood that the messages read on the control data for identifying the transmissions of data.
- 11. With regard to claim 10, Lee discloses the apparatus as recited in Claim 9, wherein the message includes at least one identifier selected from a group of identifiers comprising a destination identifier (column 4, lines 58-62). To send and receive information there is an identifier for where the information is going and where the information is coming from is specified. A destination identifier must be named for the image data in order for the correct processor to perform its respective function.
- 12. With regard to claim 11, Lee discloses the apparatus as recited in Claim 9, wherein the message includes a data field capable of carrying the image related data (column 4, lines 58-62). It is understood that the image data must be accompanied by attribute data in order to route the image to the correct processor with the correct respective algorithm.
- 13. With regard to claim 12, it is understood that the image data field of the message contains image data or information related to image data. The image data must be accompanied by attribute data for the same reasons discussed in claims 11 and 12.

- 14. With regard to claim 13, Lee discloses the plurality of image processing modules perform a filtering operation (column 2, lines 5-15).
- 15. With regard to claim 14, Lee discloses that the data processing order is associated with an image-processing pipeline (column 4, lines 60-68).
- 16. With regard to claim 15, Lee discloses that the data processing order is established via control inputs to the plurality of bus interfaces (column 4, lines 55-60). Lee discloses that the processors can be configured to perform different image processing. Fig.3A displays a routing unit that determines which processors the image data is sent to in order to perform image-processing functions.
- 17. With regard to claim 16, Lee discloses an apparatus comprising: a plurality of logic modules (Fig.1, elements 28-34 and Fig.2, elements 170-174), each logic module being configured to selectively process image related data according to a different image processing algorithm (column 4. lines 60-65).

Lee further discloses a plurality of bus interfaces, each bus interface being operatively coupled to a corresponding logic module (Fig.2, elements 70 and 56). Fig.2 is a representation of each of the processing modules and each module is coupled to two different buses via two different interfaces (56 and 70).

Lee further discloses a plurality of buses (Fig. 1, elements 14 and 50), operatively coupled to the plurality of bus interfaces (Fig.2, elements 56 and 70), and wherein the plurality of bus interfaces are configurable to selectively route image related data through the plurality of buses to the plurality

of logic modules for processing in accordance with a programmable data processing order (Fig.1, element 50 and Fig. 2, elements 56 and 70).

Lee discloses that each of the plurality of field of view modules (Fig.1, elements 28-34) are coupled to the system bus and image ring bus (Figs.1 and 2, elements 50 and 14) by interfaces (Fig. 2, elements 70 and 56) and that each processing unit contains multiple buses (68A-68B), each of which also has a processing unit or interface (58A-58D) for its respective bus. Lee also discloses an image bus ring (Fig.1, element 14 and column 3, lines 36-42) that enables fast communication between image processing modules. The image bus ring is also connected to interfaces (16 and 24).

- 18. With regard to claim 17, Lee discloses the apparatus as recited in Claim 16, wherein the image related data includes at least one form of data selected from a group of data comprising image data, index data, and address data (column 3, lines 35-42). Lee references pixels being transferred as a type of image data, it is understood that pixel data must be transferred along with address data such as pixel position in the image and index data such as what image the pixels belong to. These kinds of descriptive data are inherent to the function of transferring image data
- 19. With regard to claim 18, Lee discloses a filtering operation on the image data (column 2, lines 10-15).
- 20. With regard to claim 19, Lee discloses the apparatus as recited in Claim 17, wherein the programmable data processing order causes an image processing pipeline to be formed using at least a portion of the plurality of logic modules (column 4, lines 55-68).
 - 21. With regard to claim 20, Lee discloses an image processing device comprising:

a memory bus (Fig.1, element 14); at least one support bus (Fig.1, element 50);


memory suitable for storing image related data (Fig.1, element 18);

a memory bus interface (Fig.1, elements 16 and 20) coupled to the memory bus (Fig.1, element 14 or 50) and the memory and configured to provide access to the memory via the memory bus. Lee discloses the image ring bus (14) enabling high-speed access between the image disc array or memory (18) and the image processors (28-34).

Lee further discloses a plurality of logic modules (Fig.1, elements 28-34), each logic module being configured to process image related data according to process image related data according to a different image processing algorithm (column4, lines 60-65).

Lee further discloses a plurality of bus interfaces (Fig.2, elements 56 and 70), each bus interface being coupled to a corresponding logic module (Fig.1, elements 28-34), the support bus and the memory bus (Fig.1, elements 50 and 14), and configurable to selectively route the image related data through the support bus and the memory bus to the plurality of logic modules for processing in accordance with a data processing order (column 3, lines 30-42).

22. With regard to claim 21, Lee discloses the image processing device of claim 20, wherein the image related data includes at least one form of data selected from a group of data comprising image data, index data, and address data (column 3, lines 35-42 and column 4, lines 55-65). Lee discloses an image bus ring enabling communication between the plurality of logic units and processors in order to perform different operations on the image data at each processor or logic unit. Therefore destination or address data and image data must both be transmitted to enable the transfer of image data to the correct processing unit.



- 24. With regard to claim 23, Lee discloses a pipeline using the plurality of logic modules (column 4, lines 55-68). Here in regard to figure 3, processors 170-174 are equivalent to the modules of figure 1, elements 28-34.
- 25. With regard to claim 24, Lee discloses the apparatus as recited in claim 20, wherein the data processing order is established via control inputs to the plurality of bus interfaces (Fig.2, elements 56 and 70 and Fig.1, elements 28-34). To transfer to the multiple processing units it is inherent that processing order be determined by control received at the bus interfaces.
- 26. With regard to claim 25, Lee discloses the method and apparatus to be used with an image inspection device (column 1, lines 55-60). It is understood that the image-processing device may be used in any image-processing environment that is found to be beneficial.

Prior Art

- 27. The prior art not relied upon, but considered pertinent is as follows:
- U.S. Patent 5,315,700 to Johnston et al.
- U.S. Patent 5,581,631 to Ortyn et al.

Page 9

Application/Control Number: 05398,785

Art Unit: 2623



28. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Wes Tucker whose telephone number is 703-305-6700. The examiner can normally be reached on 9AM-5PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor,

Amelia Au can be reached on (703) 308-6604. The fax phone number for the organization where this
application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Wes Tucker 5-5-2004

> AMELIA M. AU SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2600